ILP-Based energy minimization techniques for banked memories
نویسندگان
چکیده
منابع مشابه
Energy minimization techniques for real-time scheduling on multiprocessor platforms
The scheduling of systems of periodic tasks upon multiprocessor systems with processors of di ering speeds is considered. Computation speeds may di er because the system is comprised of di erent types of processors | i.e. it may be a uniformmultiprocessor platform. Alternatively, the platform may be comprised of identical processors with speeds that di er because some processors may have their ...
متن کاملLow Energy ILP Processors
A major trend in the computing industry is the move towards computers in portable products. This can be seen as the sales of laptops now surpass desktops, the emergence of a new class of devices known as Personal Digital Assistants (PDA’s), and the growth in the sale of consumer electronics devices such as pagers, cellular phones, viewmen. For a large number of these products, battery life is a...
متن کاملEnergy Efficient Application Specific Banked Register Files
Register files account for a significant fraction of the power dissipation in modern RISC processors. Register file banking is an effective alternative to monolithic register files in embedded systems. We propose a profile-based technique to arrive at a customized energy-efficient bank configuration for a given application on a dual bank register file. The technique consists of a register renam...
متن کاملSAT Based Abstraction-Refinement Using ILP and Machine Learning Techniques
ion-Refinement 1. Generate an initial abstraction function h. 2. Build abstract machine M̂ based on h. Model check M̂ . If M̂ |= φ, then M |= φ. Return TRUE. 3. If M̂ 6|= φ, check the counterexample on the concrete model. If the counterexample is real, M 6|= φ. Return FALSE. 4. Refine h, and go to step 2. SAT based Abstraction-Refinement using ILP and Machine Learning Techniques 13 Abstraction Func...
متن کاملILP-based Supply and Threshold Voltage Assignment For Total Power Minimization
In this paper we present an ILP-based method to simultaneously assign supply and threshold voltages to individual gates for dynamic and leakage power minimization. In our three-step approach, low power min-flipflop (FF) retiming is first performed to reduce the clock period while taking the FF delay/power into consideration. Next, the subsequent voltage assignment formulated in ILP makes the be...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Design Automation of Electronic Systems
سال: 2008
ISSN: 1084-4309,1557-7309
DOI: 10.1145/1367045.1367059